The following publications are possibly variants of this publication:
- An Efficient Buffer Management Scheme for Implementing a B-Tree on NAND Flash MemoryHyun-Seob Lee, Sangwon Park, Ha-Joo Song, Dong-Ho Lee. icess 2007: 181-192 [doi]
- A 7MB/s 64Gb 3-bit/cell DDR NAND flash memory in 20nm-node technologyKi Tae Park, Ohsuk Kwon, Sangyong Yoon, Myung-Hoon Choi, In-Mo Kim, Bo-Geun Kim, Min-Seok Kim, Yoon-Hee Choi, Seung-Hwan Shin, Youngson Song, Joo-Yong Park, Jae-Eun Lee, Chang-Gyu Eun, Ho Chul Lee, Hyeong-Jun Kim, Jun-Hee Lee, Jong-Young Kim, Tae-Min Kweon, Hyun-Jun Yoon, Taehyun Kim, Dong-Kyo Shim, Jongsun Sel, Ji-Yeon Shin, Pansuk Kwak, Jin-Man Han, Keon-Soo Kim, SungSoo Lee, Youngho Lim, Tae-Sung Jung. isscc 2011: 212-213 [doi]
- An efficient index buffer management scheme for implementing a B-tree on NAND flash memoryHyun-Seob Lee, Dong-Ho Lee. DKE, 69(9):901-916, 2010. [doi]
- 256 Gb 3 b/Cell V-nand Flash Memory With 48 Stacked WL LayersDongku Kang, Woopyo Jeong, Chulbum Kim, Doo-Hyun Kim, Yong-Sung Cho, Kyung-Tae Kang, Jinho Ryu, Kyung-Min Kang, Sungyeon Lee, Wandong Kim, Hanjun Lee, Jaedoeg Yu, Nayoung Choi, Dong-Su Jang, Cheon An Lee, Young-Sun Min, Moosung Kim, AnSoo Park, Jae-Ick Son, In-Mo Kim, Pansuk Kwak, Bong-Kil Jung, Doosub Lee, Hyunggon Kim, Jeong-Don Ihm, Dae-Seok Byeon, Jin-Yup Lee, Ki Tae Park, Kyehyun Kyung. jssc, 52(1):210-217, 2017. [doi]
- Decision Directed Estimation of Threshold Voltage Distribution in NAND Flash MemoryDong-hwan Lee, Wonyong Sung. tsp, 62(4):919-927, 2014. [doi]
- A 90-nm CMOS 1.8-V 2-Gb NAND flash memory for mass storage applicationsJune Lee, Sung-Soo Lee, Oh-Suk Kwon, Kyeong-Han Lee, Dae-Seok Byeon, In-Young Kim, Kyoung-Hwa Lee, Young-Ho Lim, Byung-Soon Choi, Jong Sik Lee, Wang-Chul Shin, Jeong-Hyuk Choi, Kang-Deog Suh. jssc, 38(11):1934-1942, 2003. [doi]