The following publications are possibly variants of this publication:
- I/O Circuit and Sub-5V ESD Protection for Advanced Bonding InterfacesM. Krilcic, Adrijan Baric, S.-H. Lin, Tomislav Markovic, N. Pantano, Marko Simicic. irps 2025: 1-6 [doi]
- Esd Challenges in Advanced Finfet and Gaa Nanowire cmos Technologies: Designing Diode Based ESD Protection in Advanced State of the Art TechnologiesShih-Hung Chen. cicc 2019: 1-100 [doi]
- Compact and low-loss ESD protection design for V-band RF applications in a 65-nm CMOS technologyLi-Wei Chu, Chun-Yu Lin, Shiang-Yu Tsai, Ming-Dou Ker, Ming-Hsiang Song, Chewnpu Jou, Tse-Hua Lu, Jeng-Chou Tseng, Ming-Hsien Tsai, Tsun-Lai Hsu, Ping-Fang Hung, Tzu-Heng Chang. iscas 2012: 2127-2130 [doi]