Yifang Liu, Jiang Hu, Weiping Shi. Buffering Interconnect for Multicore Processor Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(12):2183-2196, 2008. [doi]
No references recorded for this publication.
No citations of this publication recorded.