Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Yifang Liu, Jiang Hu, Weiping Shi. Buffering Interconnect for Multicore Processor Designs. IEEE Trans. on CAD of Integrated Circuits and Systems, 27(12):2183-2196, 2008. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Dynamic voltage and frequency scaling for shared resources in multicore processor designsXi Chen, Zheng Xu, HyungJun Kim, Paul V. Gratz, Jiang Hu, Michael Kishinevsky, Ümit Y. Ogras, Raid Zuhair Ayoub. dac 2013: 114 [doi] Multi-scenario buffer insertion in multi-core processor designsYifang Liu, Jiang Hu, Weiping Shi. ispd 2008: 15-22 [doi]
The following publications are possibly variants of this publication: