Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas. Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL. J. Solid-State Circuits, 38(11):1795-1803, 2003. [doi]

This author has not been identified. Look up 'John G. Maneatis' in GoogleThis author has not been identified. Look up 'Jaeha Kim' in GoogleThis author has not been identified. Look up 'Iain McClatchie' in GoogleThis author has not been identified. Look up 'Jay Maxey' in GoogleThis author has not been identified. Look up 'Manjusha Shankaradas' in Google

runs on WebDSL