Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL

John G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas. Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL. J. Solid-State Circuits, 38(11):1795-1803, 2003. [doi]

Abstract

Abstract is missing.