The following publications are possibly variants of this publication:
- Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLLJohn G. Maneatis, Jaeha Kim, Iain McClatchie, Jay Maxey, Manjusha Shankaradas. dac 2003: 688-690 [doi]
- rms Jitter Subsampling PLL/DLL-Based Injection-Locked Clock MultiplierDong Hyun Yoon, Dong-Kyu Jung, Kiho Seong, Jae-Soub Han, Keun-Yong Chung, Ju Eon Kim, Tony Tae-Hyoung Kim, Kwang-Hyun Baek. tvlsi, 30(7):915-925, 2022. [doi]
- High-Speed, Low-Power, and Highly Reliable Frequency Multiplier for DLL-Based Clock GeneratorKyungho Ryu, Jiwan Jung, Dong-Hoon Jung, Jin-Hyuk Kim, Seong-Ook Jung. tvlsi, 24(4):1484-1492, 2016. [doi]