The following publications are possibly variants of this publication:
- Energy Optimization using Fine-Grain Variable Stages Pipeline Processor ChipTomoyuki Nakabayashi, Takahiro Sasaki, Hitoshi Nakamura, Kazuhiko Ohno, Toshio Kondo. ijnc, 3(2):192-204, 2013. [doi]
- Stage-skip pipeline: a low power processor architecture using a decoded instruction bufferMitsuru Hiraki, Raminder Singh Bajwa, Hirotsugu Kojima, Douglas J. Gorny, Ken-ichi Nitta, Avadhani Shridhar, Katsuro Sasaki, Koichi Seki. islped 1996: 353-358 [doi]
- Design and evaluation of variable stages pipeline processor chipTomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo. aspdac 2011: 95-96 [doi]
- Design and Evaluation of Variable Stages Pipeline Processor ChipTomoyuki Nakabayashi, Takahiro Sasaki, Kazuhiko Ohno, Toshio Kondo. isia 2011: 220-226 [doi]
- Evaluation of low-energy and high-performance processor using variable stages pipeline techniqueTakahiro Sasaki, Yuji Ichikawa, Tetsuo Hironaka, Toshiaki Kitamura, Toshio Kondo. iet-cdt, 2(3):230-238, 2008. [doi]
- Design and evaluation of variable stages pipeline processor with low-energy techniquesT. Nakabayashi, T. Sasaki, I. K. Ohno, T. Kondo. iet-cdt, 6(1):43-49, 2012. [doi]
- Design and evaluation of fine-grain-mode transition method based on dynamic memory access analysing for variable stages pipeline processorTakahiro Sasaki, Tomoyuki Nakabayashi, Kazumasa Nomura, Kazuhiko Ohno, Toshio Kondo. iet-cdt, 7(1):41-47, 2013. [doi]