Takahiro Sasaki, Yuji Ichikawa, Tetsuo Hironaka, Toshiaki Kitamura, Toshio Kondo. Evaluation of low-energy and high-performance processor using variable stages pipeline technique. IET Computers & Digital Techniques, 2(3):230-238, 2008. [doi]
Abstract is missing.