The following publications are possibly variants of this publication:
- Write-optimized reliable design of STT MRAMYusung Kim, Sumeet Kumar Gupta, Sang Phill Park, Georgios Panagopoulos, Kaushik Roy. islped 2012: 3-8 [doi]
- Design Paradigm for Robust Spin-Torque Transfer Magnetic RAM (STT MRAM) From Circuit/Architecture PerspectiveJing Li, Patrick Ndai, Ashish Goel, Sayeef S. Salahuddin, Kaushik Roy. tvlsi, 18(12):1710-1723, 2010. [doi]
- An alternate design paradigm for robust spin-torque transfer magnetic RAM (STT MRAM) from circuit/architecture perspectiveJing Li, Patrick Ndai, Ashish Goel, Haixin Liu, Kaushik Roy. aspdac 2009: 841-846 [doi]
- Future cache design using STT MRAMs for improved energy efficiency: devices, circuits and architectureSang Phill Park, Sumeet Kumar Gupta, Niladri Narayan Mojumder, Anand Raghunathan, Kaushik Roy. dac 2012: 492-497 [doi]