The following publications are possibly variants of this publication:
- 3D self testing with Spidergon STNoCMarcello Coppola. vts 2010: 327 [doi]
- Spidergon STNoC design flowFlorentine Dubois, José Cano, Marcello Coppola, José Flich, Frédéric Pétrot. nocs 2011: 267-268 [doi]
- Off-Chip SDRAM Access Through Spidergon STNoCKhaldon Hassan, Marcello Coppola. isvlsi 2011: 245-261 [doi]
- Spidergon STNoC: The technology that adds value to your SystemMarcello Coppola. hotchips 2010: 1-39 [doi]
- Configurable fault-tolerant link for inter-die communication in 3D on-chip networksVladimir Pasca, Lorena Anghel, Claudia Rusu, Mounir Benabdenbi. ets 2010: 258 [doi]
- CSL: Configurable Fault Tolerant Serial Links for Inter-die Communication in 3D SystemsVladimir Pasca, Lorena Anghel, Michael Nicolaidis, Mounir Benabdenbi. et, 28(1):137-150, 2012. [doi]