The following publications are possibly variants of this publication:
- Performance, Metastability, and Soft-Error Robustness Trade-offs for Flip-Flops in 40 nm CMOSDavid Rennie, David Li, Manoj Sachdev, Bharat L. Bhuva, Srikanth Jagannathan, Shi-Jie Wen, Richard Wong. tcas, 59-I(8):1626-1634, 2012. [doi]
- Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flopsDavid Li, David Rennie, Pierce Chuang, David Nairn, Manoj Sachdev. isqed 2011: 583-590 [doi]
- A Robust and High-Performance Flip-Flop with Complete Soft-Error RecoveryAibin Yan, Xuehua Li, Tianming Ni, Zhengfeng Huang, Xiaoqing Wen. dsa 2023: 474-476 [doi]
- Novel High-Performance and Cost Effective Soft Error Hardened Flip-Flop Design for Nanoscale CMOS TechnologyHongchen Li, Liyi Xiao, Jie Li, He Liu. asicon 2019: 1-4 [doi]
- Comparative analysis and study of metastability on high-performance flip-flopsDavid Li, Pierce Chuang, Manoj Sachdev. isqed 2010: 853-860 [doi]
- An 82% energy-saving change-sensing flip-flop in 40nm CMOS for ultra-low power applicationsVan Loi Le, Juhui Li, Alan Chang, Tony T. Kim. asscc 2017: 197-200 [doi]