Hierarchical design verification for large digital systems

Tohru Sasaki, Akihiko Yamada, Toshinori Aoyama, Katsutoshi Hasegawa, Shunichi Kato, Shinichi Sato. Hierarchical design verification for large digital systems. In Robert J. Smith II, editor, Proceedings of the 18th Design Automation Conference, DAC '81, Nashville, Tennessee, USA, June 29 - July 1, 1981. pages 105-112, ACM/IEEE, 1981. [doi]

Authors

Tohru Sasaki

This author has not been identified. Look up 'Tohru Sasaki' in Google

Akihiko Yamada

This author has not been identified. Look up 'Akihiko Yamada' in Google

Toshinori Aoyama

This author has not been identified. Look up 'Toshinori Aoyama' in Google

Katsutoshi Hasegawa

This author has not been identified. Look up 'Katsutoshi Hasegawa' in Google

Shunichi Kato

This author has not been identified. Look up 'Shunichi Kato' in Google

Shinichi Sato

This author has not been identified. Look up 'Shinichi Sato' in Google