The following publications are possibly variants of this publication:
- USCA: A Unified Systolic Convolution Array Architecture for Accelerating Sparse Neural NetworkWenjian Liu, Jun Lin, Zhongfeng Wang. iscas 2019: 1-5 [doi]
- Leveraging Fine-grained Structured Sparsity for CNN Inference on Systolic Array ArchitecturesLinqiao Liu, Stephen Brown. fpl 2021: 301-305 [doi]
- Bit-Balance: Model-Hardware Codesign for Accelerating NNs by Exploiting Bit-Level SparsityWenhao Sun, Zhiwei Zou, Deng Liu, Wendi Sun, Song Chen 0001, Yi Kang. TC, 73(1):152-163, January 2024. [doi]
- Accelerating the evolution of a systolic array-based evolvable hardware systemJavier Mora 0001, Eduardo de la Torre. mam, 56:144-156, 2018. [doi]
- An Efficient Hardware Design for Accelerating Sparse CNNs With NAS-Based ModelsYun Liang 0001, Liqiang Lu, Yicheng Jin, JiaMing Xie, Ruirui Huang, Jiansong Zhang, Wei Lin. tcad, 41(3):597-613, 2022. [doi]
- Heterogeneous Systolic Array Architecture for Compact CNNs Hardware AcceleratorsRui Xu, Sheng Ma, Yaohua Wang, Yang Guo 0003, Dongsheng Li 0001, Yuran Qiao. tpds, 33(11):2860-2871, 2022. [doi]
- Hardware-Software Codesign of a CNN AcceleratorChangjae Yi, Donghyun Kang, Soonhoi Ha. dsd 2022: 348-356 [doi]