A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro

Koichi Takeda 0001, Yoshiharu Aimoto, Noritsugu Nakamura, Hideo Toyoshima, Takahiro Iwasaki, Kenji Noda, Koujirou Matsui, Shinya Itoh, Sadaaki Masuoka, Tadahiko Horiuchi, Atsushi Nakagawa, Kenju Shimogawa, Hiroyuki Takahashi. A 16-Mb 400-MHz loadless CMOS four-transistor SRAM macro. J. Solid-State Circuits, 35(11):1631-1640, 2000. [doi]

Abstract

Abstract is missing.