The following publications are possibly variants of this publication:
- Novel Techniques for Achieving High At-Speed Transition Fault Test Coverage for Motorola s Microprocessors Based on PowerPC(tm) Instruction Set ArchitectureNandu Tendolkar, Rajesh Raina, Rick Woltenberg, Xijiang Lin, Bruce Swanson, Greg Aldrich. vts 2002: 3-8 [doi]
- DFT advances in the Motorola s MPC7400, a PowerPC G4 microprocessorCarol Pyron, Mike Alexander, James Golab, George Joos, Bruce Long, Robert F. Molyneaux, Rajesh Raina, Nandu Tendolkar. itc 1999: 137-146
- Design-for-test methodology for Motorola PowerPC microprocessorsMagdy S. Abadir, Rajesh Raina. itc 1999: 810-819
- DFT advances in Motorola s Next-Generation 74xx PowerPC:::TM::: microprocessorRajesh Raina, Robert Bailey, Dawit Belete, Vikram Khosa, Robert F. Molyneaux, Javier Prado, Ashutosh Razdan. itc 2000: 131-140
- Test Methodology for Motorola s High Performance e500 Core Based on PowerPC Instruction Set ArchitectureB. Bailey, A. Metayer, B. Svrcek, Nandu Tendolkar, E. Wolf, Eric Fiene, Mike Alexander, Rick Woltenberg, Rajesh Raina. itc 2002: 574-583 [doi]
- Next-Generation PowerPC:::TM::: Microprocessor Test Strategy ImprovementsCarol Pyron, Javier Prado, James Golab. itc 1997: 414-423