The following publications are possibly variants of this publication:
- An On-Chip PVT Compensation Technique with Current Monitoring Circuit for Low-Voltage CMOS Digital LSIsYusuke Tsugita, Ken Ueno, Tetsuya Hirose, Tetsuya Asai, Yoshihito Amemiya. ieicet, 93-C(6):835-841, 2010. [doi]
- A Low-Power Level Shifter With Logic Error Correction for Extremely Low-Voltage Digital CMOS LSIsYuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa. jssc, 47(7):1776-1783, 2012. [doi]
- A Fully On-Chip, 6.66-kHz, 320-nA, 56ppm/°C, CMOS Relaxation Oscillator with PVT Variation Compensation CircuitKeishi Tsubaki, Tetsuya Hirose, Yuji Osaki, Seiichiro Shiga, Nobutaka Kuroki, Masahiro Numa. ieicet, 97-C(6):512-518, 2014. [doi]
- A level shifter with logic error correction circuit for extremely low-voltage digital CMOS LSIsYuji Osaki, Tetsuya Hirose, Nobutaka Kuroki, Masahiro Numa. esscirc 2011: 199-202 [doi]