3D scaling for insulated gate bipolar transistors (IGBTs) with low Vce(sat)

Kazuo Tsutsui, Kuniyuki Kakushima, T. Hoshii, A. Nakajima, Shinichi Nishizawa, Hitoshi Wakabayashi, I. Muneta, K. Sato, Tomoko Matsudai, Wataru Saito, Takuya Saraya, K. Itou, M. Fukui, S. Suzuki, M. Kobayashi, T. Takakura, Toshiro Hiramoto, A. Ogura, Y. Numasawa, Ichiro Omura, H. Ohashi, Hiroshi Iwai. 3D scaling for insulated gate bipolar transistors (IGBTs) with low Vce(sat). In Yajie Qin, Zhiliang Hong, Ting-Ao Tang, editors, 12th IEEE International Conference on ASIC, ASICON 2017, Guiyang, China, October 25-28, 2017. pages 1137-1140, IEEE, 2017. [doi]

Abstract

Abstract is missing.