The relationship between border traps characterized by AC admittance and BTI in III-V MOS devices

Abhitosh Vais, Koen Martens, J. Franco, D. Lin, A. Alian, Philippe Roussel, S. Sioncke, Nadine Collaert, Aaron Thean, Marc M. Heyns, Guido Groeseneken, Kristin De Meyer. The relationship between border traps characterized by AC admittance and BTI in III-V MOS devices. In IEEE International Reliability Physics Symposium, IRPS 2015, Monterey, CA, USA, April 19-23, 2015. pages 5, IEEE, 2015. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.