The following publications are possibly variants of this publication:
- A single event upset tolerant latch with parallel nodesChangyong Liu, Nianlong Liu, Zhiting Lin, Xiulong Wu, Chunyu Peng, Qiang Zhao, Xuan Li, Junning Chen, Xuan Zeng 0001, Xiangdong Hu. ieiceee, 16(11):20190208, 2019. [doi]
- A Single Event Upset Resilient Latch Design with Single Node Upset ImmunityXixi Dai, Haibin Wang, Jiamin Chu, Zhi Liu, Li Cai, Kang Yan. et, 35(6):909-916, 2019. [doi]
- A Novel Triple-Node-Upset-Tolerant CMOS Latch Design using Single-Node-Upset-Resilient CellsZhiyuan Song, Aibin Yan, Jie Cui 0004, Zhili Chen, Xuejun Li, Xiaoqing Wen, Chaoping Lai, Zhengfeng Huang, Huaguo Liang. itc-asia 2019: 139-144 [doi]