Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Yuan Wang, Guangyi Lu, Yize Wang, Xing Zhang. Power-Rail ESD Clamp Circuit with Parasitic-BJT and Channel Parallel Shunt Paths to Achieve Enhanced Robustness. IEICE Transactions, 100-C(3):344-347, 2017. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Power-rail ESD clamp circuit with hybrid-detection enhanced triggering in a 65-nm, 1.2-V CMOS processGuangyi Lu, Yuan Wang, Yize Wang, Xing Zhang. iscas 2017: 1-4 [doi] Investigation on the Gate Bias Voltage of BigFET in Power-rail ESD Clamp Circuit for Enhanced Transient Noise ImmunityGuangyi Lu, Yuan Wang, Lizhong Zhang, Yize Wang, Ru Huang, Xing Zhang 0002. iscas 2018: 1-5 [doi]
The following publications are possibly variants of this publication: