On automatic-verification pattern generation for SoC withport-order fault model

Chun-Yao Wang, Shing-Wu Tung, Jing-Yang Jou. On automatic-verification pattern generation for SoC withport-order fault model. IEEE Trans. on CAD of Integrated Circuits and Systems, 21(4):466-479, 2002. [doi]

Abstract

Abstract is missing.