The following publications are possibly variants of this publication:
- Novel low cost and DNU online self-recoverable RHBD latch design for nanoscale CMOSQian He, Aibin Yan, Chaoping Lai, Yinlei Zhang, Chunming Liu, Zhile Chen, Zhen Wu, Jie Cui, Huaguo Liang. iscas 2018: 1-5 [doi]
- A Highly Robust, Low Delay and DNU-Recovery Latch Design for Nanoscale CMOS TechnologyAibin Yan, Zhen Zhou, Shaojie Wei, Jie Cui 0004, Yong Zhou, Tianming Ni, Patrick Girard 0001, Xiaoqing Wen. glvlsi 2022: 255-260 [doi]
- Novel Low Cost and Double Node Upset Tolerant Latch Design for Nanoscale CMOS TechnologyAibin Yan, Zhengfeng Huang, Xiangsheng Fang, Xiaolin Xu, Huaguo Liang. ats 2016: 252-256 [doi]
- Double-Node-Upset-Resilient Latch Design for Nanoscale CMOS TechnologyAibin Yan, Zhengfeng Huang, Maoxiang Yi, Xiumin Xu, Yiming Ouyang, Huaguo Liang. tvlsi, 25(6):1978-1982, 2017. [doi]
- SEM-latch: a lost-cost and high-performance latch design for mitigating soft errors in nanoscale CMOS processZhong-Li Tang, Chia-Wei Liang, Ming-Hsien Hsiao, Charles H.-P. Wen. dac 2022: 865-870 [doi]