Martin S. Schmookler - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 13 from 13

2007

P6 Binary Floating-Point UnitSon Dao Trong, Martin S. Schmookler, Eric M. Schwarz, Michael Kroener. arith 2007: 77-86 [doi]

2005

Pain versus Gain in the Hardware Design of FPUs and SupercomputersRoger A. Golliver, Silvia M. Müller, Stuart F. Oberman, Martin S. Schmookler, Debjit Das Sarma, Andrew Beaumont-Smith. arith 2005: 39 [doi]

FPU Implementations with Denormalized NumbersEric M. Schwarz, Martin S. Schmookler, Son Dao Trong. TC, 54(7):825-836, 2005. [doi]

2003

Hardware Implementations of Denormalized NumbersEric M. Schwarz, Martin S. Schmookler, Son Dao Trong. arith 2003: 70-78 [doi]

2001

Leading Zero Anticipation and Detection-A Comparison of MethodsMartin S. Schmookler, Kevin J. Nowka. arith 2001: 7-12 [doi]

1999

Series Approximation Methods for Divide and Square Root in the Power3(TM) ProcessorMartin S. Schmookler, Ramesh C. Agarwal, Fred G. Gustavson. arith 1999: 116-123 [doi]

A Low-Power, High-Speed Implementation of a PowerPC(tm) Microprocessor Vector ExtensionMartin S. Schmookler, Michael Putrino, Anh Mather, Jon Tyler, Huy Van Nguyen, Charles Roth, Mukesh Sharma, Mydung N. Pham, Jeff Lent. arith 1999: 12 [doi]

1995

Avoiding Unknown States When Scanning Mutually Exclusive LatchesStephen Pateras, Martin S. Schmookler. itc 1995: 311-318

1971

Minimum test patterns for residue networksDouglas C. Bossen, Daniel L. Ostapko, Arvind M. Patel, Martin S. Schmookler. dac 1971: 278-284 [doi]

High Speed Decimal AdditionMartin S. Schmookler, Arnold Weinberger. TC, 20(8):862-866, 1971. [doi]

1969

On Mod-2 Sums of ProductsMartin S. Schmookler. TC, 18(10):957, 1969. [doi]

1968

A Random-Walk Model of a Queue Storage ProblemEdward G. Coffman Jr., Martin S. Schmookler. TC, 17(11):1093-1095, 1968. [doi]

High-Speed Binary-to-Decimal ConversionMartin S. Schmookler. TC, 17(5):506-508, 1968. [doi]

Sign in or sign up to see more results.

runs on WebDSL