Ramesh Senthinathan - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 10 from 10

2005

A 20-Gb/s 0.13-/spl mu/m CMOS serial link transmitter using an LC-PLL to directly drive the output multiplexerPatrick Chiang, William J. Dally, Ming-Ju Edward Lee, Ramesh Senthinathan, Yangjin Oh, Mark A. Horowitz. jssc, 40(4):1004-1011, 2005. [doi]

2004

A 33-mW 8-Gb/s CMOS clock multiplier and CDR for highly integrated I/OsRamin Farjad-Rad, Anhtuyet Nguyen, James Tran, Trey Greer, John Poulton, William J. Dally, John H. Edmondson, Ramesh Senthinathan, Rohit Rathi, Ming-Ju Edward Lee, Hiok-Tiaq Ng. jssc, 39(9):1553-1561, 2004. [doi]

2003

CMOS High-Speed I/Os - Present and FutureM.-J. Edward Lee, William J. Dally, Ramin Farjad-Rad, Hiok-Tiaq Ng, Ramesh Senthinathan, John H. Edmondson, John Poulton. iccd 2003: 454-461 [doi]

Jitter transfer characteristics of delay-locked loops - theories and design techniquesMing-Ju Edward Lee, William J. Dally, Trey Greer, Hiok-Tiaq Ng, Ramin Farjad-Rad, John Poulton, Ramesh Senthinathan. jssc, 38(4):614-621, 2003. [doi]

A 33mW 8Gb/s CMOS clock multiplier and CDR for highly integrated I/OsHiok-Tiaq Ng, M.-J. Edward Lee, Ramin Farjad-Rad, Ramesh Senthinathan, William J. Dally, Anhtuyet Nguyen, Rohit Rathi, Trey Greer, John Poulton, John H. Edmondson, James Tran. cicc 2003: 77-80 [doi]

A second-order semidigital clock recovery circuit based on injection lockingHiok-Tiaq Ng, Ramin Farjad-Rad, Ming-Ju Edward Lee, William J. Dally, Trey Greer, John Poulton, John H. Edmondson, Rohit Rathi, Ramesh Senthinathan. jssc, 38(12):2101-2110, 2003. [doi]

2002

A low-power multiplying DLL for low-jitter multigigahertz clock generation in highly integrated digital chipsRamin Farjad-Rad, William J. Dally, Hiok-Tiaq Ng, Ramesh Senthinathan, M.-J. Edward Lee, Rohit Rathi, John Poulton. jssc, 37(12):1804-1812, 2002. [doi]

1999

A 650-MHz, IA-32 microprocessor with enhanced data streaming for graphics and videoRamesh Senthinathan, Stephen Fischer, Hamid Rangchi, Hadi Yazdanmehr. jssc, 34(11):1454-1465, 1999. [doi]

1993

Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noiseRamesh Senthinathan, John L. Prince. jssc, 28(12):1383-1388, December 1993. [doi]

1991

Simultaneous switching ground noise calculation for packaged CMOS devicesRamesh Senthinathan, John L. Prince. jssc, 26(11):1724-1728, November 1991. [doi]

Sign in or sign up to see more results.

runs on WebDSL