The following publications are possibly variants of this publication:
- STT-RAM Cache Hierarchy With Multiretention MTJ DesignsZhenyu Sun, Xiuyuan Bi, Hai Li, Weng-Fai Wong, Xiaochun Zhu. tvlsi, 22(6):1281-1293, 2014. [doi]
- A dual-mode architecture for fast-switching STT-RAMZhenyu Sun, Hai Li, Wenqing Wu. islped 2012: 45-50 [doi]
- Multi retention level STT-RAM cache designs with a dynamic refresh schemeZhenyu Sun, Xiuyuan Bi, Hai Helen Li, Weng-Fai Wong, Zhong-Liang Ong, Xiaochun Zhu, Wenqing Wu. micro 2011: 329-338 [doi]
- A New Field-assisted Access Scheme of STT-RAM with Self-reference CapabilityEnes Eken, Yaojun Zhang, Wujie Wen, Rajiv V. Joshi, Hai Li, Yiran Chen. dac 2014: 1-6 [doi]