The following publications are possibly variants of this publication:
- Clock generation and distribution for the 130-nm Itanium/sup /spl reg// 2 processor with 6-MB on-die L3 cacheSimon Tam 0001, Rahul Dilip Limaye, Utpal Nagarji Desai. jssc, 39(4):636-642, 2004. [doi]
- A 1.5-GHz 130-nm ItaniumĀ® 2 Processor with 6-MB on-die L3 cacheStefan Rusu, Jason Stinson, Simon Tam 0001, Justin Leung, Harry Muljono, Brian S. Cherkauer. jssc, 38(11):1887-1895, 2003. [doi]
- 5-GHz 32-bit integer execution core in 130-nm dual-V/sub T/ CMOSSriram R. Vangal, Mark A. Anders 0001, Nitin Borkar, Erik Seligman, Venkatesh Govindarajulu, Vasantha Erraguntla, Howard Wilson, Amaresh Pangal, Venkat Veeramachaneni, James W. Tschanz, Yibin Ye, Dinesh Somasekhar, Bradley A. Bloechel, Gregory E. Dermer, Ram K. Krishnamurthy, Krishnamurthy Soumyanath, Sanu Mathew, Siva G. Narendra, Mircea R. Stan, Scott Thompson, Vivek De, Shekhar Borkar. jssc, 37(11):1421-1432, 2002. [doi]
- Itanium 2 Processor 6M: Higher Frequency and Larger L3 CacheStefan Rusu, Harry Muljono, Brian S. Cherkauer. micro, 24(2):10-18, 2004. [doi]