10.2 A 38mW 40Gb/s 4-lane tri-band PAM-4 / 16-QAM transceiver in 28nm CMOS for high-speed Memory interface - researchr publication related

researchr

You are not signed in
Sign in
Sign up

Wei-Han Cho, Yilei Li, Yuan Du, Chien-Heng Wong, Jieqiong Du, Po-Tsang Huang, Sheau Jiung Lee, Huan-Neng Chen, Chewnpu Jou, Fu-Lung Hsueh, Mau-Chung Frank Chang. 10.2 A 38mW 40Gb/s 4-lane tri-band PAM-4 / 16-QAM transceiver in 28nm CMOS for high-speed Memory interface. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 184-185, IEEE, 2016. [doi]

The following publications are possibly variants of this publication:

3.4 A 40/50/100Gb/s PAM-4 Ethernet transceiver in 28nm CMOSKarthik Gopalakrishnan, Alan Ren, Amber Tan, Arash Farhood, Arun Tiruvur, Belal Helal, Chang-Feng Loi, Chris Jiang, Halil Cirit, Irene Quek, Jamal Riani, James Gorecki, Jennifer Wu, Jorge Pernillo, Lawrence Tse, Michael Le, Mohammad Ranjbar, Pui-Shan Wong, Pulkit Khandelwal, Rajesh Narayanan, Ravindran Mohanavelu, Sameer Herlekar, Sudeep Bhoja, Vlad Shvydun. isscc 2016: 62-63 [doi]

A 28-mW 32-Gb/s/pin 16-QAM Single-Ended Transceiver for High-Speed Memory InterfaceJieqiong Du, Jia Zhou, Chia-Jen Liang, Boyu Hu, Yuan Du, Mau-Chung Frank Chang. vlsic 2020: 1-2 [doi]

Design of high-speed wireline transceivers for backplane communications in 28nm CMOSJafar Savoj, Kenny Hsieh, Parag Upadhyaya, Fu-Tai An, Jay Im, Xuewen Jiang, Jalil Kamali, Kang Wei Lai, Daniel Wu, Elad Alon, Ken Chang. cicc 2012: 1-4 [doi]

A 23mW/lane 1.2-6.8Gb/s multi-standard transceiver in 28nm CMOSSeong Ho Lee, Duke Tran, Tamer A. Ali, Burak Çatli, Heng Zhang, Wei Zhang, Mohammed M. Abdul-Latif, Zhi Huang, Guansheng Li, Mahmoud Reza Ahmadi, Afshin Momtaz. asscc 2014: 105-108 [doi]

runs on WebDSL