The following publications are possibly variants of this publication:
- Regularity-aware routability-driven placement prototyping algorithm for hierarchical mixed-size circuitsJai-Ming Lin, Bo-Heng Yu, Li-Yen Chang. aspdac 2017: 438-443 [doi]
- Routability-driven placement for hierarchical mixed-size circuit designsMeng-Kai Hsu, Yi Fang Chen, Chau-Chin Huang, Tung-Chieh Chen, Yao-Wen Chang. dac 2013: 151 [doi]
- Regularity-Aware Routability-Driven Macro Placement Methodology for Mixed-Size Circuits With ObstaclesJai-Ming Lin, You-Lun Deng, Szu-Ting Li, Bo-Heng Yu, Li-Yen Chang, Te-Wei Peng. tvlsi, 27(1):57-68, 2019. [doi]
- NTUplace4h: A Novel Routability-Driven Placement Algorithm for Hierarchical Mixed-Size Circuit DesignsMeng-Kai Hsu, Yi Fang Chen, Chau-Chin Huang, Sheng Chou, Tzu-Hen Lin, Tung-Chieh Chen, Yao-Wen Chang. tcad, 33(12):1914-1927, 2014. [doi]
- ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suiteNatarajan Viswanathan, Charles J. Alpert, Cliff C. N. Sze, Zhuo Li, Yaoguang Wei. iccad 2012: 345-348 [doi]
- Pulsed-latch aware placement for timing-integrity optimizationYi-Lin Chuang, Sangmin Kim, Youngsoo Shin, Yao-Wen Chang. dac 2010: 280-285 [doi]
- Routability-driven analytical placement for mixed-size circuit designsMeng-Kai Hsu, Sheng Chou, Tzu-Hen Lin, Yao-Wen Chang. iccad 2011: 80-84 [doi]