The following publications are possibly variants of this publication:
- Diffusion break-aware leakage power optimization and detailed placement in sub-10nm VLSISun ik Heo, Andrew B. Kahng, Minsoo Kim, Lutong Wang. aspdac 2019: 550-556 [doi]
- Estimation of wirelength reduction for lambda-geometry vs. manhattan placement and routingHongyu Chen, Chung-Kuan Cheng, Andrew B. Kahng, Ion I. Mandoiu, Qinke Wang. slip 2003: 71-76 [doi]
- Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSISun ik Heo, Andrew B. Kahng, Minsoo Kim, Lutong Wang, Chutong Yang. date 2019: 830-835 [doi]
- Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSIChangHo Han, Kwangsoo Han, Andrew B. Kahng, Hyein Lee, Lutong Wang, Bangqi Xu. iccad 2017: 667-674 [doi]