Narender Hanchate, Nagarajan Ranganathan. Statistical Gate Sizing for Yield Enhancement at Post Layout Level. In 2007 IEEE Computer Society Annual Symposium on VLSI (ISVLSI 2007), May 9-11, 2007, Porto Alegre, Brazil. pages 245-252, IEEE Computer Society, 2007. [doi]
Abstract is missing.