The following publications are possibly variants of this publication:
- An inductive-coupling link for 3-D Network-on-ChipsJunichiro Kadomoto, Hideharu Amano, Tadahiro Kuroda. isocc 2017: 150-151 [doi]
- A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data linkNoriyuki Miura, Daisuke Mizoguchi, M. Inoue, Kiichi Niitsu, Yoshihiro Nakagawa, Masamoto Tago, Muneo Fukaishi, Takayasu Sakurai, Tadahiro Kuroda. isscc 2006: 1676-1685 [doi]
- 2 Gb/s 15 pJ/b/chip Inductive-Coupling Programmable Bus for NAND Flash Memory StackingMitsuko Saito, Yasufumi Sugimori, Yoshinori Kohama, Yoichi Yoshida, Noriyuki Miura, Hiroki Ishikuro, Takayasu Sakurai, Tadahiro Kuroda. jssc, 45(1):134-141, 2010. [doi]
- A 1 Tb/s 3 W Inductive-Coupling Transceiver for 3D-Stacked Inter-Chip Clock and Data LinkNoriyuki Miura, Daisuke Mizoguchi, Mari Inoue, Kiichi Niitsu, Yoshihiro Nakagawa, Masamoto Tago, Muneo Fukaishi, Takayasu Sakurai, Tadahiro Kuroda. jssc, 42(1):111-122, 2007. [doi]
- Analysis of Inductive Coupling and Design of Rectifier Circuit for Inter-Chip Wireless Power LinkYuxiang Yuan, Yoichi Yoshida, Tadahiro Kuroda. ieicet, 93-C(2):164-171, 2010. [doi]
- Modeling and Experimental Verification of Misalignment Tolerance in Inductive-Coupling Inter-Chip Link for Low-Power 3-D System IntegrationKiichi Niitsu, Yoshinori Kohama, Yasufumi Sugimori, Kazutaka Kasuga, Kenichi Osada, Naohiko Irie, Hiroki Ishikuro, Tadahiro Kuroda. tvlsi, 18(8):1238-1243, 2010. [doi]