Researchr is a web site for finding, collecting, sharing, and reviewing scientific publications, for researchers by researchers.
Sign up for an account to create a profile with publication list, tag and review your related work, and share bibliographies with your co-authors.
Mohammad Hosseinabady, Shervin Sharifi, Fabrizio Lombardi, Zainalabedin Navabi. A Selective Trigger Scan Architecture for VLSI Testing. IEEE Transactions on Computers, 57(3):316-328, 2008. [doi]
Possibly Related PublicationsThe following publications are possibly variants of this publication: Selective Trigger Scan Architecture for Reducing Power, Time and Data Volume in SoC TestingShervin Sharifi, Mohammad Hosseinabady, Zainalabedin Navabi. vlsi 2003: 215-220 Reducing Test Power, Time and Data Volume in SoC Testing Using Selective Trigger Scan ArchitectureShervin Sharifi, Mohammad Hosseinabady, Pedram A. Riahi, Zainalabedin Navabi. dft 2003: 352-360 [doi] A Low Power BIST Architecture for FPGA Look-Up Table TestingEhsan Atoofian, Zainalabedin Navabi. vlsi 2003: 394-397
The following publications are possibly variants of this publication: