The following publications are possibly variants of this publication:
- A Vernier Time-to-Digital Converter with 1.5ps Resolution for an All-Digital Phase Locked Loop in 28nm CMOSPeifang Wu, Yan Liu, Xi Feng, Hao Xu 0005, Na Yan. asicon 2023: 1-4 [doi]
- Design of an All-digital Time Domain Analog-to-digital Converter Based on Ring Delay Line TechnologyHua Fan, Tongrui Xu, Jianming Liu, Quanyuan Feng. icicdt 2021: 1-4 [doi]
- A PVT-Insensitive Capacitance-to-Digital Converter Using Ring-Based Time-Domain QuantizerRongfeng Xu, Zenan Zeng, Run Chen, Zhenqi Chen, Yonggang Chen, Zhijian Chen, Zhijian Li, Zhaohui Wu 0001, Bin Li. iscas 2021: 1-5 [doi]