Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint

Li Jiang, Qiang Xu, Krishnendu Chakrabarty, T. M. Mak. Layout-driven test-architecture design and optimization for 3D SoCs under pre-bond test-pin-count constraint. In 2009 International Conference on Computer-Aided Design (ICCAD 09), November 2-5, 2009, San Jose, CA, USA. pages 191-196, IEEE, 2009. [doi]

Abstract

Abstract is missing.