The following publications are possibly variants of this publication:
- A Single-Ended Disturb-Free 9T Subthreshold SRAM With Cross-Point Data-Aware Write Word-Line Structure, Negative Bit-Line, and Adaptive Read Operation Timing TracingMing-Hsien Tu, Jihi-Yu Lin, Ming-Chien Tsai, Chien-Yu Lu, Yuh-Jiun Lin, Meng-Hsueh Wang, Huan-Shun Huang, Kuen-Di Lee, Wei-Chiang Shih, Shyh-Jye Jou, Ching-Te Chuang. jssc, 47(6):1469-1482, 2012. [doi]
- A 40nm 0.35V 25MHz Half-Select Disturb-Free Bitinterleaving 10T SRAM With Data-Aware Write-PathYifei Li, Jian Chen, Yuqi Wang, Zihan Yin, Hongyu Chen, Yajun Ha. cicc 2023: 1-2 [doi]
- A Half-Select Disturb-Free 11T SRAM Cell With Built-In Write/Read-Assist Scheme for Ultralow-Voltage OperationsYajuan He, Jiubai Zhang, Xiaoqing Wu, Xin Si, Shaowei Zhen, Bo Zhang 0027. tvlsi, 27(10):2344-2353, 2019. [doi]
- A single-ended disturb-free 5T loadless SRAM with leakage sensor and read delay compensation using 40 nm CMOS processChua-Chin Wang, Chiang-Hsiang Liao, Sih-Yu Chen. iscas 2014: 1126-1129 [doi]