The following publications are possibly variants of this publication:
- 2 1R1W 8T SRAM Arrays Operating Down to 560 mV Utilizing Small-Signal Sensing With Charge Shared Bitline and Asymmetric Sense Amplifier in 14 nm FinFET CMOS TechnologyJaydeep P. Kulkarni, John Keane, Kyung-Hoae Koo, Satyanand Nalam, Zheng Guo, Eric Karl, Kevin Zhang. jssc, 52(1):229-239, 2017. [doi]
- 2 high density and aging resilient 8T SRAM with 14nm FinFET technology featuring 560mV VMIN with read and write assistKyung-Hoae Koo, Liqiong Wei, John Keane, Uddalak Bhattacharya, Eric A. Karl, Kevin Zhang. vlsic 2015: 266 [doi]
- Low Swing and Column Multiplexed Bitline Techniques for Low-Vmin, Noise-Tolerant, High-Density, 1R1W 8T-Bitcell SRAM in 10nm FinFET CMOSJaydeep P. Kulkarni, Andres Malavasi, Charles Augustine, Carlos Tokunaga, Jim Tschanz, Muhammad M. Khellah, V. De. vlsic 2020: 1-2 [doi]
- 17.1 A 0.6V 1.5GHz 84Mb SRAM design in 14nm FinFET CMOS technologyEric Karl, Zheng Guo, James W. Conary, Jeffrey L. Miller, Yong-Gee Ng, Satyanand Nalam, Daeyeon Kim, John Keane, Uddalak Bhattacharya, Kevin Zhang. isscc 2015: 1-3 [doi]