The following publications are possibly variants of this publication:
- Glass Interposer Integration of Logic and Memory Chiplets: PPA and Power/Signal Integrity BenefitsPruek Vanna-Iampikul, Lingjun Zhu, Serhat Erdogan, Mohanalingam Kathaperumal, Ravi Agarwal, Ram Gupta, Kevin Rinebold, Sung Kyu Lim. dac 2023: 1-6 [doi]
- Signal-Integrity-Aware Interposer Bus Routing in 2.5D Heterogeneous IntegrationSung Yun Lee, Daeyeon Kim, Kyungjun Min, Seokhyeong Kang. aspdac 2022: 178-183 [doi]
- Architecture, Chip, and Package Codesign Flow for Interposer-Based 2.5-D Chiplet Integration Enabling Heterogeneous IP ReuseJinwoo Kim, Gauthaman Murali, Heechun Park, Eric Qin, Hyoukjun Kwon, Venkata Chaitanya Krishna Chekuri, Nael Mizanur Rahman, Nihar Dasari, Arvind Singh, Minah Lee, Hakki Mert Torun, Kallol Roy, Madhavan Swaminathan, Saibal Mukhopadhyay, Tushar Krishna, Sung Kyu Lim. tvlsi, 28(11):2424-2437, 2020. [doi]
- 2.5D Large-Scale Interposer Bonding Process Verification using Daisy-Chain for PIM Heterogeneous Integration PlatformSujin Park, Yi-Gyeong Kim, Young-Deuk Jeon, Min Hyung Cho, Jinho Han, Youngsu Kwon. elinfocom 2023: 1-3 [doi]