The following publications are possibly variants of this publication:
- A chip-level path-delay-distribution based Dual-VDD method for low power FPGA (abstract only)Jianfeng Zhu, Dong Wu, Yaru Yan, Xiao Yu, Hu He, Liyang Pan. fpga 2011: 281 [doi]
- A 65nm flash-based FPGA fabric optimized for low cost and powerJonathan W. Greene, Sinan Kaptanoglu, Wenyi Feng, Volker Hecht, Joel Landry, Fei Li, Anton Krouglyanskiy, Mihai Morosan, Val Pevzner. fpga 2011: 87-96 [doi]
- Low-power technology mapping for FPGA architectures with dual supply voltagesDeming Chen, Jason Cong, Fei Li, Lei He. fpga 2004: 109-117 [doi]
- Power modeling and architecture evaluation for FPGA with novel circuits for Vdd programmabilityYan Lin, Fei Li, Lei He. fpga 2005: 199-207 [doi]