The following publications are possibly variants of this publication:
- A Low Offset High Speed Comparator for Pipeline ADCZhangming Zhu, Hongbing Wu, Guangwen Yu, Yanhong Li, Lianxi Liu, Yintang Yang. jcsc, 22(4), 2013. [doi]
- A low voltage-power 13-bit 16 MSPS CMOS pipelined ADCMing-Huang Liu, Kuo-Chan Huang, Wei-Yang Ou, Tsung-Yi Su, Shen-Iuan Liu. jssc, 39(5):834-836, 2004. [doi]
- A 12bit 160MS/s Pipelined SAR ADC with a MOS Self-Biased Cascoded Ring AmplifierQidi Li, Youze Xin, Bing Zhang, Zirui Wang, Li Geng. icta3 2023: 1-2 [doi]
- An 11-bit 100-MS/s Pipelined-SAR ADC Reusing PVT-Stabilized Dynamic Comparator in 65-nm CMOSJin Zhang, Xiaoqian Ren, Shubin Liu, Chi-Hang Chan, Zhangming Zhu. tcas, 67-II(7):1174-1178, 2020. [doi]
- A 13-bit 200MS/s PIPELINE ADC in 0.13µm CMOSJunfeng Gao, Bo Chen, Guangjun Li, Qiang Li. mwscas 2013: 249-252 [doi]
- Background Calibration of Comparator Offsets in SHA-Less Pipelined ADCsCongyi Zhu, Jun Lin, Zhongfeng Wang. tcas, 66(2):357-361, 2019. [doi]