The following publications are possibly variants of this publication:
- All-Digital PLL for Bluetooth Low Energy Using 32.768-kHz Reference Clock and ≤0.45-V SupplyChao-Chieh Li, Min-Shueh Yuan, Chia-Chun Liao, Yu-Tso Lin, Chih-Hsien Chang, Robert Bogdan Staszewski. jssc, 53(12):3660-3671, 2018. [doi]
- A K-Band Fractional-N PLL with Low-Spur Low-Power Linearization Circuit and PVT Robust Spur TrapperZexin Yuan, Lei Zhang, Yan Wang. iscas 2021: 1-5 [doi]
- A 2.4 GHz fractional-N PLL with a low-power true single-phase clock prescalerXincun Ji, Xiaojuan Xia, Zixuan Wang, Leisheng Jin. ieiceee, 14(8):20170065, 2017. [doi]
- A low-power calibration-free fractional-N digital PLL with high linear phase interpolatorFan Yang, Hangyan Guo, Runhua Wang, Zherui Zhang, Junhua Liu, Huailin Liao. asscc 2016: 269-272 [doi]