The following publications are possibly variants of this publication:
- State-Transition-Aware Spilling Heuristic for MLC STT-RAM-Based RegistersYuanhui Ni, Zhiyao Gong, Weiwen Chen, Chengmo Yang, Keni Qiu. vlsi, 2017, 2017. [doi]
- Optimizing MLC-based STT-RAM caches by dynamic block size reconfigurationJianxing Wang, Pooja Roy, Weng-Fai Wong, Xiuyuan Bi, Hai Li. iccd 2014: 133-138 [doi]
- 基于多级磁自旋存储器的Cache调度策略的设计 (Design of Cache Scheduling Policies Based on MLC STT-RAM)Yanna Zhu, Danghui Wang. jsjkx, 45(6A):513-517, 2018. [doi]
- Unleashing the potential of MLC STT-RAM cachesXiuyuan Bi, Mengjie Mao, Danghui Wang, Hai Li. iccad 2013: 429-436 [doi]
- Rethinking Last-level-cache Write-back Strategy for MLC STT-RAM Main Memory with Asymmetric Write EnergyYu-Pei Liang, Tseng-Yi Chen, Yuan-Hao Chang, Shuo-Han Chen, Pei-yu Chen, Wei Kuan Shih. islped 2019: 1-6 [doi]
- A holistic tri-region MLC STT-RAM design with combined performance, energy, and reliability optimizationsWujie Wen, Mengjie Mao, Hai Li, Yiran Chen, Yukui Pei, Ning Ge. date 2016: 1285-1290 [doi]
- TriZone: A Design of MLC STT-RAM Cache for Combined Performance, Energy, and Reliability OptimizationsZihao Liu, Mengjie Mao, Tao Liu, Xue Wang, Wujie Wen, Yiran Chen, Hai Li 0001, Danghui Wang, Yukui Pei, Ning Ge 0001. tcad, 37(10):1985-1998, 2018. [doi]