Compressing Cache State for Postsilicon Processor Debug

Preeti Ranjan Panda, M. Balakrishnan, Anant Vishnoi. Compressing Cache State for Postsilicon Processor Debug. IEEE Transactions on Computers, 60(4):484-497, 2011. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: