State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits

Rubin A. Parekhji, G. Venkatesh, Sunil D. Sherlekar. State Assignment for Optimal Design of Monitored Self-Checking Sequential Circuits. In VLSI Design. pages 15-20, 1993.

Abstract

Abstract is missing.