The following publications are possibly variants of this publication:
- Deterministic Frequency and Voltage Enhancements on the POWER10 ProcessorBrian T. Vanderpool, Phillip J. Restle, Eric Fluhr, Gregory S. Still, Francesco A. Campisano, Ian Charmichael, Eric Marz, Rahul Batra, Richard L. Willaman. jssc, 58(1):102-110, 2023. [doi]
- TM: A 12-core server-class processor in 22nm SOI with 7.6Tb/s off-chip bandwidthEric J. Fluhr, Joshua Friedrich, Daniel M. Dreps, Victor V. Zyuban, Gregory S. Still, Christopher J. Gonzalez, Allen Hall, David Hogenmiller, Frank Malgioglio, Ryan Nett, Jose Paredes, Juergen Pille, Donald W. Plass, Ruchir Puri, Phillip Restle, David Shan, Kevin G. Stawiasz, Zeynep Toprak Deniz, Dieter F. Wendel, Matthew M. Ziegler. isscc 2014: 96-97 [doi]
- Implementation of a Third-Generation 16-Core 32-Thread Chip-Multithreading SPARCs® ProcessorGeorgios Konstadinidis, Mamun Rashid, Peter F. Lai, Yukio Otaguro, Yannis Orginos, Sudhendra Parampalli, Mark Steigerwald, Shriram Gundala, Rambabu Pyapali, Leonard Rarick, Ilyas Elkin, Yuefei Ge, Ishwar Parulkar. isscc 2008: 84-85 [doi]