The following publications are possibly variants of this publication:
- The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 SeriesJonathan Chang, Ming Huang, Jonathan Shoemaker, John Benoit, Szu-Liang Chen, Wei Chen, Siufu Chiu, Raghuraman Ganesan, Gloria Leong, Venkata Lukka, Stefan Rusu, Durgesh Srivastava. jssc, 42(4):846-852, 2007. [doi]
- A Dual-Core Multi-Threaded Xeon Processor with 16MB L3 CacheStefan Rusu, Simon M. Tam, Harry Muljono, David Ayers, Jonathan Chang. isscc 2006: 315-324 [doi]
- Clock Generation and Distribution of a Dual-Core Xeon Processor with 16MB L3 CacheS. Tam, J. Leung, R. Limaye, S. Choy, S. Vora, M. Adachi. isscc 2006: 1512-1521 [doi]
- Itanium 2 Processor 6M: Higher Frequency and Larger L3 CacheStefan Rusu, Harry Muljono, Brian S. Cherkauer. micro, 24(2):10-18, 2004. [doi]
- A 1.5-GHz 130-nm Itanium® 2 Processor with 6-MB on-die L3 cacheStefan Rusu, Jason Stinson, Simon Tam 0001, Justin Leung, Harry Muljono, Brian S. Cherkauer. jssc, 38(11):1887-1895, 2003. [doi]