3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections

Katsuyuki Sakuma, Paul S. Andry, Cornelia K. Tsang, Steven L. Wright, Bing Dang, Chirag S. Patel, Bucknell C. Webb, J. Maria, Edmund J. Sprogis, S. K. Kang, Robert J. Polastre, Raymond R. Horton, John U. Knickerbocker. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections. IBM Journal of Research and Development, 52(6):611-622, 2008. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.