The following publications are possibly variants of this publication:
- Circuit design of a dual-versioning L1 data cache for optimistic concurrencyAzam Seyedi, Adrià Armejach, Adrián Cristal, Osman S. Unsal, Ibrahim Hur, Mateo Valero. glvlsi 2011: 325-330 [doi]
- Circuit design of a novel adaptable and reliable L1 data cacheAzam Seyedi, Gulay Yalcin, Osman S. Unsal, Adrián Cristal. glvlsi 2013: 333-334 [doi]
- Enhancing the L1 Data Cache Design to Mitigate HCIAlejandro Valero, Negar Miralaei, Salvador Petit, Julio Sahuquillo, Timothy M. Jones. cal, 15(2):93-96, 2016. [doi]