The following publications are possibly variants of this publication:
- An integrated timing and dynamic supply noise verification for nano-meter CMOS SoC designsKenji Shimazaki, Mitsuya Fukazawa, Makoto Nagata, Shingo Miyahara, Masaaki Hirata, Kazuhiro Satoh, Hiroyuki Tsujikawa. cicc 2005: 31-34 [doi]
- Gate delay estimation in STA under dynamic power supply noiseTakaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto. aspdac 2010: 775-780 [doi]
- Gate Delay Estimation in STA under Dynamic Power Supply NoiseTakaaki Okumura, Fumihiro Minami, Kenji Shimazaki, Kimihiko Kuwada, Masanori Hashimoto. ieicet, 93-A(12):2447-2455, 2010. [doi]