The following publications are possibly variants of this publication:
- A 7 bit 800MS/S SAR ADC with background offset calibrationChao Wu, Jie Yuan. iscas 2016: 1038-1041 [doi]
- A 7-bit 900-MS/s 2-Then-3-bit/cycle SAR ADC With Background Offset CalibrationDengquan Li, Zhangming Zhu, Jiaxin Liu, Haoyu Zhuang, Yintang Yang, Nan Sun. jssc, 55(11):3051-3063, 2020. [doi]
- A 6 mW 325 MS/s 8 bit SAR ADC with background offset calibrationXiaoge Zhu, DanYu Wu, Lei Zhou, Chonghe Ma, Dandan Wang, Jian Luan, Yinkun Huang, Jin Wu, Xinyu Liu. ieiceee, 14(11):20170329, 2017. [doi]
- Analysis and Background Self-Calibration of Comparator Offset in Loop-Unrolled SAR ADCsShaolong Liu, Taimur Gibran Rabuske, Jeyanandh Paramesh, Lawrence T. Pileggi, Jorge R. Fernandes. tcas, 65-I(2):458-470, 2018. [doi]
- A 7b 2.6mW 900MS/s Nonbinary 2-then-3b/cycle SAR ADC with Background Offset CalibrationDengquan Li, Jiaxin Liu, Haoyu Zhuang, Zhangming Zhu, Yintang Yang, Nan Sun. cicc 2019: 1-4 [doi]
- A statistical offset calibration technique for 1.5-bit/cycle SAR ADCsDengquan Li, Maliang Liu, Shubin Liu, Yuhua Liang, Ruixue Ding. mj, 114:105114, 2021. [doi]
- Background Calibration of Bit Weights in Pipelined-SAR ADCs Using Paired ComparatorsJie Sun, Minglei Zhang, Lei Qiu 0002, Jianhui Wu, Weiqiang Liu. tvlsi, 28(4):1074-1078, 2020. [doi]